Hybrid parallel execution model for logic-based specification languages

Ítems similars

• VHDL for logic synthesis
  per: Rushton, Andrew
  Publicat: (2011)
• VHDL-2008 just the new stuff /
  per: Ashenden, Peter J.
  Publicat: (2008)
• Verilog Quickstart a practical guide to simulation and synthesis in Verilog /
  per: Lee, James M., 1962-
  Publicat: (2002)
• ASIC/SoC functional design verification : a comprehensive guide to technologies and methodologies /
  per: Mehta, Ashok B.
  Publicat: (2018)
• SystemVerilog assertions and functional coverage : guide to language, methodology and applications /
  per: Mehta, Ashok B.
  Publicat: (2016)